Difference between revisions of "Intel Core Duo (Yonah)"

From ThinkWiki
Jump to: navigation, search
(GCC Optimization Flags)
(Available Types and ThinkPads featuring them)
Line 32: Line 32:
 
| T2500 || 2000 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{T60p}}
 
| T2500 || 2000 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{T60p}}
 
|-
 
|-
| T2400 || 1833 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}
+
| T2400 || 1833 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}, {{z61m}}
 
|-
 
|-
 
| T2300 || 1666 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}
 
| T2300 || 1666 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}

Revision as of 19:26, 14 August 2006

Intel Core Duo (Yonah)

The Intel Core is the successor of the Pentium M processor. The fabrication process was reduced again to 65 nm and with this generation Intel introduced Dual Core processors to the mobile market. The Intel Core processors feature a 667 MHz FSB and accompany the Napa Centrino platform.

Features

  • Dual Core
  • 1.5 - 2.16 GHz clock speed
  • 15 (low voltage) or 31 (normal voltage) watt thermal design power consumption
  • 667 MHz FSB
  • 151 Million Transistors
  • 65 nm fabrication process
  • 2 MB L2-Cache with dynamic cache sizing
  • Enhanced Intel SpeedStep (EIST), power states: normal (C0), AutoHALT/MWAIT (C1), Stop Grant (C2), Deep Sleep (C3), Deeper Sleep (C4)
  • MMX, SSE, SSE2, SSE3 instruction sets, XD-Bit

Available Types and ThinkPads featuring them

Nr. Frequency (MHz) FSB (MHz) XD-Bit core Voltage (V) TDP (W) ThinkPad Models
max. min. high low high freq low freq
Intel Core Duo
T2600 2166 1000 667 yes 1.2 ... 31 13.1 T60p
T2500 2000 1000 667 yes 1.2 ... 31 13.1 T60, T60p
T2400 1833 1000 667 yes 1.2 ... 31 13.1 T60, X60, Z61m
T2300 1666 1000 667 yes 1.2 ... 31 13.1 T60, X60
Intel Core Duo (Low Voltage)
L2400 1666 1000 667 yes 1.1 ... 15 13.1 X60s
L2300 1500 1000 667 yes 1.1 ... 15 13.1 X60s

Thermal Specifications

The maximum temperature for safe operation is 100 °C.

GCC Optimization Flags

Safe, recommended optimizations for GCC 3.4.x and later:

-pipe -O2 -march=pentium-m -msse3 -fomit-frame-pointer

Possibly unsafe optimizations for GCC 3.3.x and later:

-mfpmath=sse

Optimizations likely to break binary-only compatibility:

-ffast-math

See also

Intel Core Solo (Yonah)